� ��(nH%x(�%0�FVP Base RevCarm,fvp-base-revcarm,vexpress"1clk24mhz fixed-clock=Jn6 Zv2m:clk24mhzmrefclk1mhz fixed-clock=JB@Zv2m:refclk1mhzmrefclk32khz fixed-clock=J�Zv2m:refclk32khzmv2m-3v3regulator-fixedu3V3�2Z��2Z��mmccarm,vexpress,config-bus�oscclk1arm,vexpress-osc��jep���= Zv2m:oscclk1mresetarm,vexpress-reset�muxfpgaarm,vexpress-muxfpga�shutdownarm,vexpress-shutdown�rebootarm,vexpress-reboot� dvimodearm,vexpress-dvimode� bus@8000000 simple-bus"1 ?x2            !!""##$$%%&&''(())**++,,..motherboard-bus@8000000arm,vexpress,v2m-p1simple-bus"1x @rs2flash@0arm,vexpress-flashcfi-flashSWethernet@202000000smsc,lan91c111 Sbiofpga-bus@300000000 simple-bus"1!sysreg@10000arm,vexpress-sysregSm}msysctl@20000arm,sp810arm,primecellS ��refclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 ��maaci@40000arm,pl041arm,primecellSb � �apb_pclkmmc@50000arm,pl180arm,primecellSb  � ������mclkapb_pclkkmi@60000arm,pl050arm,primecellSb ��KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecellSb ��KMIREFCLKapb_pclkserial@90000arm,pl011arm,primecellS b��uartclkapb_pclkserial@a0000arm,pl011arm,primecellS b��uartclkapb_pclkserial@b0000arm,pl011arm,primecellS b��uartclkapb_pclkserial@c0000arm,pl011arm,primecellS b��uartclkapb_pclkwatchdog@f0000arm,sp805arm,primecellSb��wdog_clkapb_pclktimer@110000arm,sp804arm,primecellSb��timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecellSb��timclken1timclken2apb_pclkvirtio@130000 virtio,mmioSb*rtc@170000arm,pl031arm,primecellSb� �apb_pclkclcd@1f0000arm,pl111arm,primecellS �combinedb��clcdclkapb_pclk� portendpoint  m virtio@140000 virtio,mmioSb+virtio@150000 virtio,mmioSb,virtio@200000 virtio,mmioS b. 7disabledchosenaliasesG>/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@90000GF/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@a0000GN/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@b0000GV/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@c0000psci arm,psci-0.2^smccpus"1cpu@0ecpu arm,armv8Sqpscicpu@100ecpu arm,armv8Sqpscicpu@200ecpu arm,armv8Sqpscicpu@300ecpu arm,armv8Sqpscicpu@10000ecpu arm,armv8Sqpscicpu@10100ecpu arm,armv8Sqpscicpu@10200ecpu arm,armv8Sqpscicpu@10300ecpu arm,armv8Sqpscimemory@80000000ememory S����reserved-memory"1vram@18000000shared-dma-poolS�m interrupt-controller@2f000000 arm,gic-v3"1�PS// , , ,�  b mmsi-controller@2f020000�arm,gic-v3-itsS/�m timerarm,armv8-timer0b   pmuarm,armv8-pmuv3 bspe-pmu'arm,statistical-profiling-extension-v1 bpci@40000000"1pci-host-ecam-genericepci�S@PP�2����� � �iommu@2b400000 arm,smmu-v3S+@0bJOKM�eventqgerrorpriqcmdq-sync��� m panelarm,rtsm-displayportendpoint m  modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangeranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,v2m-memory-mapregbank-widthinterruptsgpio-controller#gpio-cellsclocksclock-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyinterrupt-namesmemory-regionremote-endpointarm,pl11x,tft-r0g0b0-padsstatusserial0serial1serial2serial3methoddevice_typeenable-methodno-mapinterrupt-controller#msi-cellsmsi-controllerbus-rangemsi-mapiommu-mapdma-coherent#iommu-cellsmsi-parent