Package: openocd-0.11.0 Version: 0.11.0-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 5682 Depends: libc6 (>= 2.34), libcapstone4 (>= 4), libftdi1-2 (>= 1.5), libgpiod2 (>= 1.1), libhidapi-hidraw0 (>= 0.8.0~rc1+git20140201.3a66d4e+dfsg), libjim0.81 (>= 0.73), libusb-0.1-4 (>= 2:0.1.12), libusb-1.0-0 (>= 2:1.0.16) Filename: ./amd64/openocd-0.11.0_0.11.0-1_amd64.deb Size: 2004720 MD5sum: c480c3a4fddd6fbbe75405e19349bb6e SHA1: b0e1205f89e843cd2d7f2230622c8b14c392c426 SHA256: 58781e06a2ee3a4b11e1ec4f091d252cc1ba476b03adf6278a11e0f2d17f2561 Section: embedded Priority: optional Homepage: http://openocd.sourceforge.net/ Description: Open on-chip JTAG/SWD debug solution for embedded target devices OpenOCD aims to provide debugging, in-system programming and boundary-scan testing for embedded target devices. . The debugger uses an IEEE 1149-1 compliant JTAG TAP bus master to access on-chip debug functionality available on ARM based microcontrollers or system-on-chip solutions. For MIPS systems the EJTAG interface is supported. Additionally there is support for eSi-RISC, Intel, OpenRISC, RISC-V and ARC controllers. . User interaction is realized through a telnet command line interface, a gdb (the GNU debugger) remote protocol server, and a simplified RPC connection that can be used to interface with OpenOCD's Jim Tcl engine. . OpenOCD supports many different types of JTAG interfaces/programmers. Package: openocd-0.11.0-dbgsym Source: openocd-0.11.0 Version: 0.11.0-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 5093 Depends: openocd-0.11.0 (= 0.11.0-1) Filename: ./amd64/openocd-0.11.0-dbgsym_0.11.0-1_amd64.deb Size: 4811148 MD5sum: 3bfba7773bf96ba91b312768af0f8ee4 SHA1: 8451faafe92f2e74477f247f8625315603e4c160 SHA256: 7d8e605a610e8d4831d3697fa4b4004d4d59f535b29d06206adbbf4af4da598c Section: debug Priority: optional Description: debug symbols for openocd-0.11.0 Build-Ids: b8ce7818f221f4178cd0bee56e8f4d35ab52c8ec Package: verilator-4.032 Version: 4.032-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 18863 Depends: libc6 (>= 2.35), perl, perl-doc Filename: ./amd64/verilator-4.032_4.032-1_amd64.deb Size: 4131596 MD5sum: f5b28571006403238929e564e42f5e8f SHA1: cb94befd58a53ab4b444343a1ea0410c711e2d83 SHA256: 50394db3f4e7eb50b393ddf9b1bcb3bd460effc16f47c8e5afbb71e2420e07d2 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.032-dbgsym Source: verilator-4.032 Version: 4.032-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 87756 Depends: verilator-4.032 (= 4.032-1) Filename: ./amd64/verilator-4.032-dbgsym_4.032-1_amd64.deb Size: 86532316 MD5sum: 479ffb031139d23d44dfea4f272ff5d6 SHA1: 71f66f224b989146c62d16fae7ed902f2f59a37b SHA256: 7f2e2f3cada164194e9735567ea8947fdbb7aa849a1fa2d1d51056926f6b9caa Section: debug Priority: optional Description: debug symbols for verilator-4.032 Build-Ids: 2cfb60b662845222737866d6a1fc430d9d6cef7e 33b1ed2b8412b869a0368720654c98b7f0ad268b a6b237bdfe66f725d06275b50bb7959294720a93 Package: verilator-4.034 Version: 4.034-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 19377 Depends: libc6 (>= 2.35), perl, perl-doc Filename: ./amd64/verilator-4.034_4.034-1_amd64.deb Size: 4223084 MD5sum: 64b92c4e3d6042ff37868065507866fe SHA1: b3850442abc0f82e9384a0fee1086a5fc72f9d2e SHA256: 36e2e9ab5effe2aae41670cadcbc6913631d77e5492bb9b42cb010cc5ed6becb Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.034-dbgsym Source: verilator-4.034 Version: 4.034-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 90154 Depends: verilator-4.034 (= 4.034-1) Filename: ./amd64/verilator-4.034-dbgsym_4.034-1_amd64.deb Size: 88909424 MD5sum: 5eac798b7ae016e6789f12b25dbdf568 SHA1: d5c7b5d79fcf5cc072836c87e08636c74f58f6f2 SHA256: 0403a4dcb94fcaf7c923610d0fb6e35f9d295173e9bbd06af70b62fb14f50efe Section: debug Priority: optional Description: debug symbols for verilator-4.034 Build-Ids: 3f4de682cdb14536433b0e57c289ca673c6002e1 40dd49a8b0b7c36169abfc3a0fc862319b93864d 89e29aba9a22ebea0269da35c39a395762662e42 Package: verilator-4.040 Version: 4.040-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20110 Depends: libc6 (>= 2.35), perl, perl-doc Filename: ./amd64/verilator-4.040_4.040-0_amd64.deb Size: 4376516 MD5sum: cedc8ea82386211f63a59b14171b1729 SHA1: 24569847dc954e8b4d5ac4ebefd09acfba3631fc SHA256: 2b7e7c9bbfb506b075b5cd55abf5e7b71e366095618e1c3235c300a253c820df Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.040-dbgsym Source: verilator-4.040 Version: 4.040-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 96373 Depends: verilator-4.040 (= 4.040-0) Filename: ./amd64/verilator-4.040-dbgsym_4.040-0_amd64.deb Size: 95136844 MD5sum: c1cf6ddaf3d1a55d699aa799c6dc3482 SHA1: b32fd1a767d6ca3284df11974ea2f6148b62aa85 SHA256: 1c1c371cf13f99966c3727fe40e77655d1c10e9b4490c3dd6712ff7388b3bd5e Section: debug Priority: optional Description: debug symbols for verilator-4.040 Build-Ids: 292bab7804d5285181c1bb2e796318ba378ca283 45da0a81cf1abc350196698aa0897475b4a4d4fe a74eef6d09ccb9bd9e1557eb09ac06a8adb72cc1 Package: verilator-4.100 Version: 4.100-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20432 Depends: libc6 (>= 2.35), perl, perl-doc Filename: ./amd64/verilator-4.100_4.100-0_amd64.deb Size: 4472444 MD5sum: 006df2072979e9ba821fa42940da91fe SHA1: e105460730f23bb2d82a1f929a2260c00abc78e3 SHA256: 57f97b9ab2bc98201ff170030fe55b1415700de1dc7eab3aad56cc201ffa8abe Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.100-dbgsym Source: verilator-4.100 Version: 4.100-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 100630 Depends: verilator-4.100 (= 4.100-0) Filename: ./amd64/verilator-4.100-dbgsym_4.100-0_amd64.deb Size: 99401404 MD5sum: 5bf27c4e5691efa4e00820fdeec44cdc SHA1: d13c8da25fbe9d81feca3ce81d82c372e67dbd5a SHA256: 69be9221b7d1fa30f06b9204a538f2e58fa373c4e4858ed91ff68a57fb9f6ffe Section: debug Priority: optional Description: debug symbols for verilator-4.100 Build-Ids: 91bf449e240adc3b9b05950c85e67a997fb68358 c55521fde4fedc7f28ddc8e885b8f8394e01a8dc fefcd4d8570ebdb1e5fec7227e2ec34d70fe7dd1 Package: verilator-4.102 Version: 4.102-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20426 Depends: libc6 (>= 2.35), perl, perl-doc Filename: ./amd64/verilator-4.102_4.102-0_amd64.deb Size: 4466240 MD5sum: e8b48b662bf93c0bff061d8569b935a4 SHA1: 7d9d79d5a4622123d5b6c02a1b8512aa18812842 SHA256: aa2d2c805dbfc37a9d003c0d74d36765cc8f006f9d1e54ec5de5641fe75cc3bd Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.102-dbgsym Source: verilator-4.102 Version: 4.102-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 100113 Depends: verilator-4.102 (= 4.102-0) Filename: ./amd64/verilator-4.102-dbgsym_4.102-0_amd64.deb Size: 98895708 MD5sum: 2dec69843cd21358f1698a3eec140e4c SHA1: 292851c63935ead36e0294c4c937eec010e89f90 SHA256: 791276784c62c8830d7170c9c01b7a2c9201c3856b9bde6e264d0b3ca5f9c1ba Section: debug Priority: optional Description: debug symbols for verilator-4.102 Build-Ids: 11f06289566dff2eb863ae6f48dda9d6178570ca 2659b96985c8959634052c79e2f6a846db103c41 bd42e694cd4d494e7a3e52c9c53ad07876439a28 Package: verilator-4.104 Version: 4.104-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20322 Depends: libc6 (>= 2.29), perl, perl-doc Filename: ./amd64/verilator-4.104_4.104-0_amd64.deb Size: 4408228 MD5sum: 779eafdf157ac8bb70bbefcd735b888c SHA1: ea833cdbe03794a817433175695c93c1a7b6da07 SHA256: 9f3f9106d161923cb58b726aeffba98d391aeb8aefa5b2ab0d2232283e918638 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.104-dbgsym Source: verilator-4.104 Version: 4.104-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 102330 Depends: verilator-4.104 (= 4.104-0) Filename: ./amd64/verilator-4.104-dbgsym_4.104-0_amd64.deb Size: 100306748 MD5sum: 2b3ea6cd2ea3deecf8f894680172ac94 SHA1: 1335f006f8e3e7aac9030a78e7ef3ff9217ed2bd SHA256: f6714bae72bb1ea92e8915af9dffc758e983d69c39a3e578ea47315ba4d394c2 Section: debug Priority: optional Description: debug symbols for verilator-4.104 Build-Ids: 61cdf0b255dcc955bc44e0c4912d15fdcf11e84a 86703e7c786ab3e965062070ee26e7013bff5677 8cbf0e56cab49d7e5433279e9fd6efda50a90609 Package: verilator-4.106 Version: 4.106-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20416 Depends: libc6 (>= 2.29), perl, perl-doc Filename: ./amd64/verilator-4.106_4.106-0_amd64.deb Size: 4417856 MD5sum: 88b0494d3cb18532849bc6cdf655a111 SHA1: 7076825318d694aa7dda86ee3eb22c43fc7d087d SHA256: 32e32a724d6e900052791f97a98f1d815ffbdee0d8b11fbc05f35a0d4b29f782 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.106-dbgsym Source: verilator-4.106 Version: 4.106-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103068 Depends: verilator-4.106 (= 4.106-0) Filename: ./amd64/verilator-4.106-dbgsym_4.106-0_amd64.deb Size: 101008296 MD5sum: d36f762bd5921596fc126b8411c2d7b5 SHA1: 58817e79686033d2282693c952baaef41e096f0d SHA256: 0e67f26b9e782d94d06850f56df73f975cd849a5ff0e684708ee1d15b2342379 Section: debug Priority: optional Description: debug symbols for verilator-4.106 Build-Ids: 16820fd8c7031453450c6e4e6481c61858d586e4 1d3461a93e7edb98bb4aaa70d243c21f19c29032 cb2c2b8209447c85ce0d240b735166dfa3782138 Package: verilator-4.108 Version: 4.108-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20630 Depends: libc6 (>= 2.29), perl, perl-doc Filename: ./amd64/verilator-4.108_4.108-0_amd64.deb Size: 4523440 MD5sum: 91f5dec8111bf721bae9172b80535ca6 SHA1: 4173b8133519a5b3079123e1f07ae6cddb43bd79 SHA256: cf1dfead6a1929e0fc41e6628ab6288a409ac86957532ed63647be01a069cf8c Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.108-dbgsym Source: verilator-4.108 Version: 4.108-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 104444 Depends: verilator-4.108 (= 4.108-0) Filename: ./amd64/verilator-4.108-dbgsym_4.108-0_amd64.deb Size: 102356652 MD5sum: 69c4e8f25d0d295ddabe0c5064702791 SHA1: 54e532c0b7839e39e6b83c041aaebcce66a9fb09 SHA256: 4a348a344922f7c2a41eb02f587decf43d0a347b38a3e98dc2fdf725a7a0ce3a Section: debug Priority: optional Description: debug symbols for verilator-4.108 Build-Ids: 0a71845dbeffd451e4267e68e5b6e94001cdd40a aa08307d793992d30ebb2c6021f7a301b2182f12 b96a9c3a9e5a76e4438b5a8d74b5b161d508c82a Package: verilator-4.110 Version: 4.110-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21056 Depends: libc6 (>= 2.35), perl, perl-doc Filename: ./amd64/verilator-4.110_4.110-0_amd64.deb Size: 4638604 MD5sum: c09dee90997fdcb180aa79cee2c74f8c SHA1: 608eb8d1be49217c1e8fb3772ab903af928e4d2c SHA256: 9b6c242914a5d8f9418698a86bbe6b86a5607d5cf3d1a6adb0204f87a3efd835 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.110-dbgsym Source: verilator-4.110 Version: 4.110-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103437 Depends: verilator-4.110 (= 4.110-0) Filename: ./amd64/verilator-4.110-dbgsym_4.110-0_amd64.deb Size: 102243172 MD5sum: 864c601bf99df76d0a2fdea9016e02ab SHA1: df9c71bb31a20af359569aedebeccfe7cd5027f8 SHA256: aef7ccc41477d21a9254456a85c61654c98b6543f79edd9e2cd6ff2f8dff5126 Section: debug Priority: optional Description: debug symbols for verilator-4.110 Build-Ids: 3f6bcde740e54457a731367b0dd8577d0ac4f9a6 5d8f0aa398f0ba740ea4341b8a8af08474f4e0df df3ddb377ee46ecbff403a93bb138f5dd3976b4c Package: verilator-4.200 Version: 4.200-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21094 Depends: libc6 (>= 2.35), perl, perl-doc Filename: ./amd64/verilator-4.200_4.200-0_amd64.deb Size: 4654796 MD5sum: 34a1fbe870da55bed68efdf20b7ee09f SHA1: e1d1caf19dfe75f92c4fba3da99be8b03b85f1c1 SHA256: 8b87d2201f2972e65289bd4b8e2767b7a0da76042a32cc83e03509f507e7b64e Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.200-dbgsym Source: verilator-4.200 Version: 4.200-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103328 Depends: verilator-4.200 (= 4.200-0) Filename: ./amd64/verilator-4.200-dbgsym_4.200-0_amd64.deb Size: 102132036 MD5sum: 3c82504d1fa8a61e406c83be1c40f4d2 SHA1: 14c40bc671ed3092380d956f4d405feed835592f SHA256: 273761c99d71c50c28ef033bd6e7ea35579f9975a2169123e5d8a236849d42a2 Section: debug Priority: optional Description: debug symbols for verilator-4.200 Build-Ids: 0cb23caa217abfa6395ee83dfb74e410d19caea2 85b730da384af7a53059929fc56ee572d584d1ac a356bb8becd5cba91403449a6894b1e9294d386d Package: verilator-4.202 Version: 4.202-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20844 Depends: libc6 (>= 2.33), perl, perl-doc Filename: ./amd64/verilator-4.202_4.202-0_amd64.deb Size: 4505760 MD5sum: 44b9a94630e04e15c6230ff477b9aefa SHA1: 4039852037ba40ffc0108ba362c510e6a56bd1d8 SHA256: 87399722ea9e0e53d1ca0b1b9e13389684c8921e857a1c1029d52d536f7452a0 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.202-dbgsym Source: verilator-4.202 Version: 4.202-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 104300 Depends: verilator-4.202 (= 4.202-0) Filename: ./amd64/verilator-4.202-dbgsym_4.202-0_amd64.deb Size: 103003528 MD5sum: 843cb2183b6b4eb552f6a440603d61c7 SHA1: 094017a80e113c54da01227ffaccdb54e003f92f SHA256: d850226867855c07d7c043fa5dccd42ffe23b3ba67bb2fa22388f03404476279 Section: debug Priority: optional Description: debug symbols for verilator-4.202 Build-Ids: 072308c5c3229203257ffb950d691430b70cfb8e 2363be2e94a73270f77a9cf1d9e5fee7711079cb f1075dc171c5d60699d47762b225c03edc6d7d00 Package: verilator-4.210 Version: 4.210-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22649 Depends: libc6 (>= 2.33), perl, perl-doc Filename: ./amd64/verilator-4.210_4.210-0_amd64.deb Size: 4628644 MD5sum: dac49879c3740f3418bc6b2c73c5df87 SHA1: 43e6490d1d751cc815c191b25d9b6f9fabf25424 SHA256: 3528a25c7448cd0587f3e500774010ca839cf14decd8cae7670d4294eb6593c2 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.210-dbgsym Source: verilator-4.210 Version: 4.210-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 111162 Depends: verilator-4.210 (= 4.210-0) Filename: ./amd64/verilator-4.210-dbgsym_4.210-0_amd64.deb Size: 109152212 MD5sum: b006614cb22c27d9971b1de27461d184 SHA1: 11c8790495fc6afd7dcdabf164f1d9a58952ea9e SHA256: 41d7a25ca42bd17c15f9b14b0463af5bfcd5c5352aaa0cac7e9d01199695bb57 Section: debug Priority: optional Description: debug symbols for verilator-4.210 Build-Ids: 4962b49bc23d30c07c1aef479e0a849bb6e2eeb0 7f017f23b6b1ff7bd47d47b895808b532149a8ab ef42827638c8358488735750d141f2b4da1658aa Package: verilator-4.212 Version: 4.212-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22922 Depends: libc6 (>= 2.33), perl, perl-doc Filename: ./amd64/verilator-4.212_4.212-0_amd64.deb Size: 4686672 MD5sum: 33f3962069e72a6bc807d52ac2e053b1 SHA1: bca1329e852185068ff7e5cc3ceb7a27efae2bc1 SHA256: 1daed6d0f821ad30464c5b10f478c56eaad122ecee29c9e6d4ea359e31b9b2da Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.212-dbgsym Source: verilator-4.212 Version: 4.212-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 114409 Depends: verilator-4.212 (= 4.212-0) Filename: ./amd64/verilator-4.212-dbgsym_4.212-0_amd64.deb Size: 112406048 MD5sum: bef88835df351c5aa415f8274d5b4381 SHA1: b2397af0ee6bfe7d3493555f5e26e2050b7e12dc SHA256: a91e2cc1dbff89138c22822234524ade622eae84d90ff1a5ecd04602a651f061 Section: debug Priority: optional Description: debug symbols for verilator-4.212 Build-Ids: 6c9af321c93026af834c971331c60f526c774076 b1e69798d75108d40e98583ce22ba9f68256141b e61aa1195ae742ba6823d408ac971a007e204828